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Abstract 
 
The SRAM cell circuit is a standard for volatile data storage.  When utilizing one or more 
ferroelectric transistors, the hysteresis characteristics give unique properties to the SRAM circuit, 
providing for investigation into the development of a nonvolatile memory cell.  This paper 
discusses various formations of the SRAM circuit, using ferroelectric transistors, n-channel and 
p-channel MOSFETs, and resistive loads.  With varied source and supply voltages, the effects on 
the timing and retention characteristics are investigated, including retention times of up to 24 
hours. 
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In these oscilloscope readings from experimental testing of 
the SRAM circuit, it is shown that placing a single FeFET in 
the SRAM circuit produces very different results depending 
on which side of the circuit contains the FeFET. Placing the 
FeFET on the left (Node 1) side of the circuit results in a slow 
decrease of the Node 2 voltage (shown above). The image 
below shows that placing the FeFET on the right (Node 2) 
side of the circuit results in symmetric transitions of the 
voltages at both Nodes 1 and 2.
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Introduction
The SRAM cell is a standard circuit for volatile memory storage.  When one more ferroelectric field-
effect transistors (FeFETs) are introduced into the circuit, it is possible to develop a nonvolatile memory cell.
Ferroelectric-based memory cells offer benefits over existing nonvolatile memories, such as FLASH.  
While FLASH may offer lower cost and better storage densities, ferroelectric memory offers the potential for 
faster performance, lower power consumption and voltage requirements, and more write cycles.
The focus of this series of experiments was to investigate the performance of a ferroelectric-based 
SRAM cell, specifically the response time of Node 2 with respect to an applied or removed voltage at Node 
1, and the overall capability of the circuit to perform as a nonvolatile memory cell.
The fall and rise times of Node 2 of the SRAM cell suggest 
that using two FeFETs in an SRAM circuit will provide better 
performance than using only a single FeFET. This is apparent 
when looking at the fall time of the circuit, where it is shown 
that including only a single FeFET on the left side of the 
circuit is much slower than the other configurations.
When replacing the PMOS loads with resistors, lower 
resistances provide quicker response times at Node 2 of the 
SRAM circuit.
Summary
When utilizing one or more ferroelectric transistors, the hysteresis characteristics give unique 
properties to the SRAM circuit, providing for investigation into the development of a nonvolatile memory 
cell.  Tests proved that it was possible for the circuit to retain a stored value for nearly one day with supply 
power removed.  In addition to retention, the timing characteristics with ferroelectric transistors at both 
Nodes 1 and 2 show similar results to those of the traditional n-channel MOSFETs.  Also, the SRAM cell 
results in quicker response times for lower load resistances, with 5 kOhm being the optimal case.  Overall, 
the SRAM cell using ferroelectric transistors performs rather well as a nonvolatile memory cell, even though 
the circuit was not optimized for memory retention applications.
Charge retention tests were conducted by applying and 
removing a charge at Node 1 of the SRAM circuit, removing 
VDD, and then reapplying VDD to see what value was  shown 
at Node 2.  A critical point was discovered around -1.2 V that 
influenced whether a charge was truly retained for a 
substantial number of seconds.  Tests showed that a more 
negative input voltage resulted in a longer retention period, 
with an input voltage of -5 V lasting at least 20 hours.
SRAM Circuit Configuration
An SRAM circuit was constructed in various configurations 
utilizing traditional MOSFETs and FeFETs as driver transistors.  
The FeFETs were provided by Joe Evans of Radiant Technologies, 
Inc. in Albuquerque, New Mexico.  The FeFETs were NMOS 
transistors and featured a channel width of 400 um and a 
channel length of 4 um.  PMOS FeFETs were not available for 
SRAM testing.
Some of the key configuration differences investigated were:
• the impact of placing a single FeFET into the SRAM circuit on 
the Node 1 side of the circuit, with a traditional n-channel 
MOSFET at Node 2
• the impact of placing a single FeFET into the SRAM circuit on 
the Node 2 side of the circuit, with a traditional n-channel 
MOSFET at Node 1
• the impact of replacing both n-channel MOSFETs with FeFETs
• the usage of PMOS transistors as loads in comparison with 
resistors
• the effect of different load resistor values SRAM Circuit
